Reg. No. :

Name :

Third Semester B.Tech. Degree Examination, January 2016 (2013 Scheme)

13.305 : DIGITAL SYSTEM DESIGN (FR)

Time: 3 Hours

Max. Marks: 100

PART - A

Answer for all questions. Each question carries 2 marks:

1. Write the canonical POS expression for the given function, $f(x_1, x_2, x_3) = \pi M(0,1, 5)$.



- 3. Realize a XOR gate with NAND gates only.
- 4. Realize a D Flip Flop and T-Flip Flop with a JK Flip Flop.
- 5. What is race around condition for JK Flip Flop?
- 6. Why the state diagram is necessary for simplification of a sequential circuit?
- 7. Give the limitations of asynchronous counter.
- 8. Give the syntax for input array declaration using VHDL.
- 9. How the signed binary numbers are represented?
- 10. Perform $0.101 \times 2^3 + 0.111 \times 2^5 = ?$

(10×2=20 Marks)



PART-B

Answer any one question from each Module. Each full question carries 20 marks:

Module - I

- 11. a) Reduce the expression $S = \sum m (1, 2, 4, 6, 9, 11, 15) + d (3, 10, 14)$ by using a four variable K-map method.
 - b) Simplify the given Boolean functions using Boolean algebra and implement the same using logic gates :

i)
$$Y = AB + A (B + C) + B (B + C)$$

ii)
$$Y = (A + B + C) \cdot (B + C) \cdot (A + C)$$
.

6

12

14

OR

- 12. a) Simplify $P = \pi$ (0, 1, 2, 3, 8, 9, 11, 13, 15) using K-map and implement the circuit using logic gates.
 - b) Design and draw a full subtractor circuit using logic gates.

ogic gates.

nanpaib erata em yrkw

Module - II

13. a) Reduce the given state table for minimum state, then find the output sequence generated with an input sequence of '0111001001'. Start from the state 'A': 12

Present State	Next State		Output	
	X = 0	X = 1	X = 0	X = 1
Α	Α	Е	0	0
В	С	В	0	1
С	Α	SHVE nisi	nd oneb	0
D	С	В	0	umbers a
E	F	Е	0	0
F	Α	F	0	0
G	F	G	0	5 1: